



**Innovating for
EXASCALE visions and
PETASCALE production with
TERASCALE technologies**

High Performance Computing



The Future of HPC

Dr. David S Scott
HPC Solution Architect
SBDO, TCG, DCSG
Intel Corporation

david.s.scott@intel.com

Dr. David S Scott

PhD in Numerical Analysis (Berkeley, 1978)

Oak Ridge National Lab

University of Texas at Austin

Joined Intel Scientific Computers in 1985

Helped deliver ASCI Red, the first Teraflop machine in 1996

Three years in Singapore (2003-2006)

Two years in Hong Kong (2011-2013)

Recently moved back to Oregon

Legal Disclaimer

Copyright © 2013 Intel Corporation. All rights reserved.

Intel® Xeon®, Intel® Xeon® Phi™, and Intel Atom™ are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands in this document may be claimed as the property of others.

Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance


This document contains information on products in development and do not constitute Intel plan of record product roadmaps.. All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. Designers must not rely on or finalize plans based on the information in this document or any features or characteristics described. Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Contact your Intel representative to obtain Intel's current plan of record product roadmaps

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Serial Algorithms

- For most of a century, numerical analysts have looked at algorithms with two goals in mind:
- The algorithm should be stable, that is rounding errors should not stop the computer from getting the right answer (if there is one)
- The algorithm should be efficient, defined as minimizing the number of flops--**wrong**

Flops are “free”, data motion is expensive




High Performance


What does your code need to run fast on all modern computers?

1. Vectorization (SIMD)
2. Parallelism (including load balancing)
3. Compute Intensity (hit the cache)

SIMD and Parallel (E5v2)



SIMD & Parallel vs Cache Hits (E5v2)



HPC Algorithms

- Most HPC algorithms were developed before parallel computing
- Parallelism was retrofitted
- The industry needs to re-architect algorithms and codes
- **Huge** amount of work to be done